A
lgorithmique
N
umérique
D
istribuée
Public GIT Repository
projects
/
simgrid.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
|
inline
| side by side
Don't hide issues. If users asked for rand48, we must given them this exact generator...
[simgrid.git]
/
src
/
surf
/
cpu_private.h
diff --git
a/src/surf/cpu_private.h
b/src/surf/cpu_private.h
index
3e6d427
..
63017a4
100644
(file)
--- a/
src/surf/cpu_private.h
+++ b/
src/surf/cpu_private.h
@@
-14,10
+14,11
@@
typedef struct surf_action_cpu_Cas01 {
s_surf_action_t generic_action;
lmm_variable_t variable;
typedef struct surf_action_cpu_Cas01 {
s_surf_action_t generic_action;
lmm_variable_t variable;
+ int suspended;
} s_surf_action_cpu_Cas01_t, *surf_action_cpu_Cas01_t;
typedef struct cpu_Cas01 {
} s_surf_action_cpu_Cas01_t, *surf_action_cpu_Cas01_t;
typedef struct cpu_Cas01 {
- surf_
resource_t resource;
/* Any such object, added in a trace
+ surf_
model_t model;
/* Any such object, added in a trace
should start by this field!!! */
char *name;
double power_scale;
should start by this field!!! */
char *name;
double power_scale;
@@
-26,6
+27,8
@@
typedef struct cpu_Cas01 {
e_surf_cpu_state_t state_current;
tmgr_trace_event_t state_event;
lmm_constraint_t constraint;
e_surf_cpu_state_t state_current;
tmgr_trace_event_t state_event;
lmm_constraint_t constraint;
+ /*Handles the properties that can be added to cpu's*/
+ xbt_dict_t properties;
} s_cpu_Cas01_t, *cpu_Cas01_t;
extern xbt_dict_t cpu_set;
} s_cpu_Cas01_t, *cpu_Cas01_t;
extern xbt_dict_t cpu_set;